Title: VITAL (VHDL Initiative Towards ASIC Libraries)
Description: The objectives summary is accelerate the development of sign-off quality ASIC macrocell simulation libraries written in VHDL by leveraging existing methodologies of model development.