Description: Small, fast stack-based processor for FPGAs. CPU prototyped and debugged in ANS Forth. A simple RTL-specific language extension provides discrete event simulation for structural model of CPU and allows concise architecture representation.